Show simple item record

Definition of the SSTUA32S865 DDR2 RDIMM Applications Registered Buffer with Parity for and SSTUA32D865 28-bit 1:2

contributor authorJEDEC - Solid State Technology Association
date accessioned2017-09-04T15:33:42Z
date available2017-09-04T15:33:42Z
date copyright05/01/2007
date issued2007
identifier otherOKJEACAAAAAAAAAA.pdf
identifier urihttp://yse.yabesh.ir/std;query=autho1826AF679D/handle/yse/35374
description abstractThis standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32S865 and SSTUA32D865 registered buffer with parity for 2 rank by 4 or similar high-density DDR2 RDIMM applications.
languageEnglish
titleJEDEC JESD82-19Anum
titleDefinition of the SSTUA32S865 DDR2 RDIMM Applications Registered Buffer with Parity for and SSTUA32D865 28-bit 1:2en
typestandard
page30
statusActive
treeJEDEC - Solid State Technology Association:;2007
contenttypefulltext
subject keywordsDDR2. RDIMM
subject keywordsRegistered Buffer
subject keywordsSSTU
subject keywordsSSTU32865
subject keywordsSSTUA32865
subject keywordsSSTUA32D865
subject keywordsSSTUA32S865


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record