Show simple item record

Design and Verification of Low-Power Integrated Circuits - IEEE Computer Society

contributor authorIEEE - The Institute of Electrical and Electronics Engineers, Inc.
date accessioned2017-09-04T17:27:12Z
date available2017-09-04T17:27:12Z
date copyright03/06/2013
date issued2013
identifier otherCMKJDFAAAAAAAAAA.pdf
identifier urihttps://yse.yabesh.ir/std/handle/yse/150355
description abstractThis standard establishes a format used to define the low-power design intent for electronic systems and electronic intellectual property (IP). The format provides the ability to specify the supply network, switches, isolation, retention, and other aspects relevant to power management of an electronic system. The standard defines the relationship between the low-power design specification and the logic design specification captured via other formats [e.g., standard hardware description languages (HDLs)].
Purpose The standard provides portability of low-power design specifications that can be used with a variety of commercial products throughout an electronic system design, analysis, verification, and implementation flow.
languageEnglish
titleIEEE 1801num
titleDesign and Verification of Low-Power Integrated Circuits - IEEE Computer Societyen
typestandard
page348
statusActive
treeIEEE - The Institute of Electrical and Electronics Engineers, Inc.:;2013
contenttypefulltext


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record