• 0
    • ارسال درخواست
    • حذف همه
    • Industrial Standards
    • Defence Standards
  • درباره ما
  • درخواست موردی
  • فهرست استانداردها
    • Industrial Standards
    • Defence Standards
  • راهنما
  • Login
  • لیست خرید شما 0
    • ارسال درخواست
    • حذف همه
View Item 
  •   YSE
  • Industrial Standards
  • IEC - International Electrotechnical Commission
  • View Item
  •   YSE
  • Industrial Standards
  • IEC - International Electrotechnical Commission
  • View Item
  • All Fields
  • Title(or Doc Num)
  • Organization
  • Year
  • Subject
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Archive

English -- Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-506: General test methods for materials and assemblies – An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501 - Edition 1.0

IEC TR 61189-5-506

Organization:
IEC - International Electrotechnical Commission
Year: 2019

Abstract: Scope: This Technical Report is an intercomparison supporting the development of IEC 61189-5-501 in relation to the SIR method. This document sets out to validate the introduction of a new 200-μm gap SIR pattern, and was benched marked against existing SIR gap patterns of 318 μm and 500 μm.
URI: http://yse.yabesh.ir/std;jsessionid=A671ED4E01C6F65EDA291C18A55663AF/handle/yse/289076
Collections :
  • IEC - International Electrotechnical Commission
  • Download PDF : (5.283Mb)
  • Show Full MetaData Hide Full MetaData
  • Statistics

    English -- Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-506: General test methods for materials and assemblies – An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501 - Edition 1.0

Show full item record

contributor authorIEC - International Electrotechnical Commission
date accessioned2020-09-15T22:28:38Z
date available2020-09-15T22:28:38Z
date copyright2019.06.01
date issued2019
identifier otherXJHEIGAAAAAAAAAA.pdf
identifier otherXJHEIGAAAAAAAAAA.pdf
identifier urihttp://yse.yabesh.ir/std;jsessionid=A671ED4E01C6F65EDA291C18A55663AF/handle/yse/289076
description abstractScope: This Technical Report is an intercomparison supporting the development of IEC 61189-5-501 in relation to the SIR method. This document sets out to validate the introduction of a new 200-μm gap SIR pattern, and was benched marked against existing SIR gap patterns of 318 μm and 500 μm.
languageEnglish
titleEnglish -- Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Part 5-506: General test methods for materials and assemblies – An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501 - Edition 1.0en
titleIEC TR 61189-5-506num
typestandard
page28
statusActive
treeIEC - International Electrotechnical Commission:;2019
contenttypefulltext
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian
 
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian