• 0
    • ارسال درخواست
    • حذف همه
    • Industrial Standards
    • Defence Standards
  • درباره ما
  • درخواست موردی
  • فهرست استانداردها
    • Industrial Standards
    • Defence Standards
  • راهنما
  • Login
  • لیست خرید شما 0
    • ارسال درخواست
    • حذف همه
View Item 
  •   YSE
  • Industrial Standards
  • IPC - Association Connecting Electronics Industries
  • View Item
  •   YSE
  • Industrial Standards
  • IPC - Association Connecting Electronics Industries
  • View Item
  • All Fields
  • Title(or Doc Num)
  • Organization
  • Year
  • Subject
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Archive

IPC 9501

PWB Assembly Process Simulation for Evaluation of Electronic Components

Organization:
IPC - Association Connecting Electronics Industries
Year: 1995

Abstract: This document describes manufacturing process simulations for use with applicable component specifications to assure that electronic components can meet expected reliability requirements after exposure to assembly factory processes. It is not intended as an assembly production specification or a stand alone qualification document. The procedure consists of a set of assembly process simulations which can be performed by either the component user or manufacturer prior to reliability testing as specified in the applicable component qualification and reliability monitoring documents. The simulations include alternative conditions depending on the component type, physical characteristics and anticipated use.
It is expected that a single component would be evaluated for a subset of the alternative conditions. For example, large integrated circuit (IC) packages (e.g., PQFP’s) might be qualified utilizing the lower of two reflow temperature ranges while smaller packages, which typically become much hotter during infrared or convection reflow, might be qualified for the higher range. Similarly, components with physical characteristics which prohibit total immersion cleaning would not be evaluated for this type of cleaning process.
Unless otherwise specified, this document applies to both surface-mount (SM) reflowed components and through-hole (TH) discrete and IC components, which are wave soldered or reflowed. For wave solder of SM ICs, user and supplier should work together to identify appropriate procedures. The document is intended to complement other industry documents, such as JESD22-A113 and IPC-SM-786 which define moisture sensitivity levels and surface mount ICs for a specific set of process conditions.
URI: http://yse.yabesh.ir/std;query=autho18267D83FCDCAC6/handle/yse/101661
Collections :
  • IPC - Association Connecting Electronics Industries
  • Download PDF : (178.8Kb)
  • Show Full MetaData Hide Full MetaData
  • Statistics

    IPC 9501

Show full item record

contributor authorIPC - Association Connecting Electronics Industries
date accessioned2017-09-04T16:38:05Z
date available2017-09-04T16:38:05Z
date copyright07/01/1995
date issued1995
identifier otherVHLADAAAAAAAAAAA.pdf
identifier urihttp://yse.yabesh.ir/std;query=autho18267D83FCDCAC6/handle/yse/101661
description abstractThis document describes manufacturing process simulations for use with applicable component specifications to assure that electronic components can meet expected reliability requirements after exposure to assembly factory processes. It is not intended as an assembly production specification or a stand alone qualification document. The procedure consists of a set of assembly process simulations which can be performed by either the component user or manufacturer prior to reliability testing as specified in the applicable component qualification and reliability monitoring documents. The simulations include alternative conditions depending on the component type, physical characteristics and anticipated use.
It is expected that a single component would be evaluated for a subset of the alternative conditions. For example, large integrated circuit (IC) packages (e.g., PQFP’s) might be qualified utilizing the lower of two reflow temperature ranges while smaller packages, which typically become much hotter during infrared or convection reflow, might be qualified for the higher range. Similarly, components with physical characteristics which prohibit total immersion cleaning would not be evaluated for this type of cleaning process.
Unless otherwise specified, this document applies to both surface-mount (SM) reflowed components and through-hole (TH) discrete and IC components, which are wave soldered or reflowed. For wave solder of SM ICs, user and supplier should work together to identify appropriate procedures. The document is intended to complement other industry documents, such as JESD22-A113 and IPC-SM-786 which define moisture sensitivity levels and surface mount ICs for a specific set of process conditions.
languageEnglish
titleIPC 9501num
titlePWB Assembly Process Simulation for Evaluation of Electronic Componentsen
typestandard
page24
statusActive
treeIPC - Association Connecting Electronics Industries:;1995
contenttypefulltext
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian
 
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian