JEDEC JESD22-B118
Semiconductor Wafer and Die Backside External Visual Inspection
Organization:
JEDEC - Solid State Technology Association
Year: 2011
Abstract: Semiconductor wafer and die backside external visual inspection is an examination of the external nonactive surface area (hereafter called backside) of processed semiconductor wafers or die. This inspection method is for product semiconductor wafers and dice prior to assembly. This test method defines the requirements to execute a standardized external visual inspection and is a non-invasive and nondestructive examination that can be used for qualification, quality monitoring, and lot acceptance. Alternate methods of inspection or techniques that provide assurance to Clause 6 elements are acceptable (e.g., functional testing, automated inspection equipment, in-line manufacturing operations, etc.).
This test method is applicable to:
• Backside inspection of semiconductor wafers and die. Wafers and die sampled for external visual inspection must be representative of final product.
This test method does not apply to or require any inspection, measurement, or analysis other than the procedure described in clause 5.0. Recommended tools and equipment for this test method are presented in clause 4.0; use of substitute tools or equipment to perform this test method is acceptable provided correlated results are obtained.
This test method is applicable to:
• Backside inspection of semiconductor wafers and die. Wafers and die sampled for external visual inspection must be representative of final product.
This test method does not apply to or require any inspection, measurement, or analysis other than the procedure described in clause 5.0. Recommended tools and equipment for this test method are presented in clause 4.0; use of substitute tools or equipment to perform this test method is acceptable provided correlated results are obtained.
Collections
:
-
Statistics
JEDEC JESD22-B118
Show full item record
contributor author | JEDEC - Solid State Technology Association | |
date accessioned | 2017-09-04T15:06:48Z | |
date available | 2017-09-04T15:06:48Z | |
date copyright | 03/01/2011 | |
date issued | 2011 | |
identifier other | AOTICEAAAAAAAAAA.pdf | |
identifier uri | http://yse.yabesh.ir/std;query=autho1826AF679D/handle/yse/4358 | |
description abstract | Semiconductor wafer and die backside external visual inspection is an examination of the external nonactive surface area (hereafter called backside) of processed semiconductor wafers or die. This inspection method is for product semiconductor wafers and dice prior to assembly. This test method defines the requirements to execute a standardized external visual inspection and is a non-invasive and nondestructive examination that can be used for qualification, quality monitoring, and lot acceptance. Alternate methods of inspection or techniques that provide assurance to Clause 6 elements are acceptable (e.g., functional testing, automated inspection equipment, in-line manufacturing operations, etc.). This test method is applicable to: • Backside inspection of semiconductor wafers and die. Wafers and die sampled for external visual inspection must be representative of final product. This test method does not apply to or require any inspection, measurement, or analysis other than the procedure described in clause 5.0. Recommended tools and equipment for this test method are presented in clause 4.0; use of substitute tools or equipment to perform this test method is acceptable provided correlated results are obtained. | |
language | English | |
title | JEDEC JESD22-B118 | num |
title | Semiconductor Wafer and Die Backside External Visual Inspection | en |
type | standard | |
page | 18 | |
status | Active | |
tree | JEDEC - Solid State Technology Association:;2011 | |
contenttype | fulltext |