درباره ما
TIA J-STD-026
Semiconductor Design Standard for Flip Chip Applications - IPC/EIA J-STD-026
Organization:
TIA - Telecommunications Industry Association
Year: 1999
Abstract: This standard addresses semiconductor chip design. It is intended for applications utilizing standard substrates, materials, assembly, and test methods as well as established semiconductor fabrication and bumping processes.
Purpose
The purpose is to provide flip chip design standards which are commensurate with established fabrication, bump, test, assembly, handling and application practices. Addressed are electrical, thermal, and mechanical chip design parameters and methodologies as well as the reliability associated with these items. These standards are intended for new designs as well as modifications of non-flip chip designs.
Purpose
The purpose is to provide flip chip design standards which are commensurate with established fabrication, bump, test, assembly, handling and application practices. Addressed are electrical, thermal, and mechanical chip design parameters and methodologies as well as the reliability associated with these items. These standards are intended for new designs as well as modifications of non-flip chip designs.
Collections
:
Show full item record
| contributor author | TIA - Telecommunications Industry Association | |
| date accessioned | 2017-09-04T16:21:31Z | |
| date available | 2017-09-04T16:21:31Z | |
| date copyright | 08/01/1999 | |
| date issued | 1999 | |
| identifier other | TNSHKAAAAAAAAAAA.pdf | |
| identifier uri | http://yse.yabesh.ir/std;query=autho47037D83FCDCAC426159DD6E273C9FCD/handle/yse/84950 | |
| description abstract | This standard addresses semiconductor chip design. It is intended for applications utilizing standard substrates, materials, assembly, and test methods as well as established semiconductor fabrication and bumping processes. Purpose The purpose is to provide flip chip design standards which are commensurate with established fabrication, bump, test, assembly, handling and application practices. Addressed are electrical, thermal, and mechanical chip design parameters and methodologies as well as the reliability associated with these items. These standards are intended for new designs as well as modifications of non-flip chip designs. | |
| language | English | |
| title | TIA J-STD-026 | num |
| title | Semiconductor Design Standard for Flip Chip Applications - IPC/EIA J-STD-026 | en |
| type | standard | |
| page | 45 | |
| status | Active | |
| tree | TIA - Telecommunications Industry Association:;1999 | |
| contenttype | fulltext |