• 0
    • ارسال درخواست
    • حذف همه
    • Industrial Standards
    • Defence Standards
  • درباره ما
  • درخواست موردی
  • فهرست استانداردها
    • Industrial Standards
    • Defence Standards
  • راهنما
  • Login
  • لیست خرید شما 0
    • ارسال درخواست
    • حذف همه
View Item 
  •   YSE
  • Industrial Standards
  • TIA - Telecommunications Industry Association
  • View Item
  •   YSE
  • Industrial Standards
  • TIA - Telecommunications Industry Association
  • View Item
  • All Fields
  • Title(or Doc Num)
  • Organization
  • Year
  • Subject
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Archive

TIA J-STD-028

Performance Standard for Construction of Flip Chip and Chip Scale Bumps - IPC/EIA J-STD-028

Organization:
TIA - Telecommunications Industry Association
Year: 1999

Abstract: This standard establishes the construction detail requirements for bumps and other terminal structures on flip chips and chip scale carriers. All flip chip and chip scale device terminals shall meet the designated standards detailed in this document which includes such diverse terminations as solder bumps, columns, non-melting stand-offs and conductive polymer deposits. The specific standards for different terminations will therefore be appropriately matched to the particular interconnection.
Purpose The purpose of this document is to establish a set of designations and expectations for product performance for the manufacturer and user of flip chip or chip scale devices. Included in this will be the flexibility to implement the best commercial practices and evolving improvements on those practices.
 
URI: https://yse.yabesh.ir/std/handle/yse/209896
Collections :
  • TIA - Telecommunications Industry Association
  • Download PDF : (2.252Mb)
  • Show Full MetaData Hide Full MetaData
  • Statistics

    TIA J-STD-028

Show full item record

contributor authorTIA - Telecommunications Industry Association
date accessioned2017-09-04T18:27:41Z
date available2017-09-04T18:27:41Z
date copyright08/01/1999
date issued1999
identifier otherIOSHKAAAAAAAAAAA.pdf
identifier urihttps://yse.yabesh.ir/std/handle/yse/209896
description abstractThis standard establishes the construction detail requirements for bumps and other terminal structures on flip chips and chip scale carriers. All flip chip and chip scale device terminals shall meet the designated standards detailed in this document which includes such diverse terminations as solder bumps, columns, non-melting stand-offs and conductive polymer deposits. The specific standards for different terminations will therefore be appropriately matched to the particular interconnection.
Purpose The purpose of this document is to establish a set of designations and expectations for product performance for the manufacturer and user of flip chip or chip scale devices. Included in this will be the flexibility to implement the best commercial practices and evolving improvements on those practices.
 
languageEnglish
titleTIA J-STD-028num
titlePerformance Standard for Construction of Flip Chip and Chip Scale Bumps - IPC/EIA J-STD-028en
typestandard
page34
statusActive
treeTIA - Telecommunications Industry Association:;1999
contenttypefulltext
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian
 
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian