• 0
    • ارسال درخواست
    • حذف همه
    • Industrial Standards
    • Defence Standards
  • درباره ما
  • درخواست موردی
  • فهرست استانداردها
    • Industrial Standards
    • Defence Standards
  • راهنما
  • Login
  • لیست خرید شما 0
    • ارسال درخواست
    • حذف همه
View Item 
  •   YSE
  • Industrial Standards
  • JEDEC - Solid State Technology Association
  • View Item
  •   YSE
  • Industrial Standards
  • JEDEC - Solid State Technology Association
  • View Item
  • All Fields
  • Title(or Doc Num)
  • Organization
  • Year
  • Subject
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Archive

JEDEC JEP158

3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliability Interactions

Organization:
JEDEC - Solid State Technology Association
Year: 2009

Abstract: To increase device bandwidth, reduce power and shrink form factor, microelectronics manufacturers are implementing three dimensional (3D) chip stacking using through silicon vias (TSVs). Chip stacking with TSVs combines silicon and packaging technologies. As a result, these new structures have unique reliability requirements. This document is a guideline that describes how to evaluate the reliability of 3D TSV silicon assemblies.
URI: http://yse.yabesh.ir/std;quein=autho123393FD081DAC4/handle/yse/118616
Subject: 3D
Collections :
  • JEDEC - Solid State Technology Association
  • Download PDF : (191.5Kb)
  • Show Full MetaData Hide Full MetaData
  • Statistics

    JEDEC JEP158

Show full item record

contributor authorJEDEC - Solid State Technology Association
date accessioned2017-09-04T16:55:06Z
date available2017-09-04T16:55:06Z
date copyright40118
date issued2009
identifier otherXAOKPCAAAAAAAAAA.pdf
identifier urihttp://yse.yabesh.ir/std;quein=autho123393FD081DAC4/handle/yse/118616
description abstractTo increase device bandwidth, reduce power and shrink form factor, microelectronics manufacturers are implementing three dimensional (3D) chip stacking using through silicon vias (TSVs). Chip stacking with TSVs combines silicon and packaging technologies. As a result, these new structures have unique reliability requirements. This document is a guideline that describes how to evaluate the reliability of 3D TSV silicon assemblies.
languageEnglish
titleJEDEC JEP158num
title3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliability Interactionsen
typestandard
page24
statusActive
treeJEDEC - Solid State Technology Association:;2009
contenttypefulltext
subject keywords3D
subject keywordsConnection
subject keywordsReliabilty
subject keywordsStack
subject keywordsThrough-Silicon Via
subject keywordsVia
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian
 
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian