• 0
    • ارسال درخواست
    • حذف همه
    • Industrial Standards
    • Defence Standards
  • درباره ما
  • درخواست موردی
  • فهرست استانداردها
    • Industrial Standards
    • Defence Standards
  • راهنما
  • Login
  • لیست خرید شما 0
    • ارسال درخواست
    • حذف همه
View Item 
  •   YSE
  • Industrial Standards
  • JEDEC - Solid State Technology Association
  • View Item
  •   YSE
  • Industrial Standards
  • JEDEC - Solid State Technology Association
  • View Item
  • All Fields
  • Title(or Doc Num)
  • Organization
  • Year
  • Subject
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Archive

JEDEC JESD24-2

Gate Charge Test Method - Addendum to JEDEC JESD 24

Organization:
JEDEC - Solid State Technology Association
Year: 2002

Abstract: This addendum establishes a method for measuring power device gate charge. A gate charge test is performed by driving the device gate with a constant current and measuring the resulting gate voltage response. Constant gate current scales the gate voltage, a function of time, to a function of coulombs. The slope of the generated response reflects the active device capacitance as it varies during the switching transition . Gate charge measurements are useful for characterizing the large signal switching performance of power MOS and IGBT devices. Developed over a four year span by the JEDEC JC-25 Committee, the method defines a repeatable means of measuring the widely published Qgd charge values.
URI: http://yse.yabesh.ir/std;quein=autho123393FD081DAC4/handle/yse/132105
Subject: Gate Charge
Collections :
  • JEDEC - Solid State Technology Association
  • Download PDF : (173.1Kb)
  • Show Full MetaData Hide Full MetaData
  • Statistics

    JEDEC JESD24-2

Show full item record

contributor authorJEDEC - Solid State Technology Association
date accessioned2017-09-04T17:08:38Z
date available2017-09-04T17:08:38Z
date copyright01/01/1991 (R 2002)
date issued2002
identifier otherYKTZJBAAAAAAAAAA.pdf
identifier urihttp://yse.yabesh.ir/std;quein=autho123393FD081DAC4/handle/yse/132105
description abstractThis addendum establishes a method for measuring power device gate charge. A gate charge test is performed by driving the device gate with a constant current and measuring the resulting gate voltage response. Constant gate current scales the gate voltage, a function of time, to a function of coulombs. The slope of the generated response reflects the active device capacitance as it varies during the switching transition . Gate charge measurements are useful for characterizing the large signal switching performance of power MOS and IGBT devices. Developed over a four year span by the JEDEC JC-25 Committee, the method defines a repeatable means of measuring the widely published Qgd charge values.
languageEnglish
titleJEDEC JESD24-2num
titleGate Charge Test Method - Addendum to JEDEC JESD 24en
typestandard
page14
statusActive
treeJEDEC - Solid State Technology Association:;2002
contenttypefulltext
subject keywordsGate Charge
subject keywordsTest Method - Gate Charge
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian
 
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian