• 0
    • ارسال درخواست
    • حذف همه
    • Industrial Standards
    • Defence Standards
  • درباره ما
  • درخواست موردی
  • فهرست استانداردها
    • Industrial Standards
    • Defence Standards
  • راهنما
  • Login
  • لیست خرید شما 0
    • ارسال درخواست
    • حذف همه
View Item 
  •   YSE
  • Industrial Standards
  • JEDEC - Solid State Technology Association
  • View Item
  •   YSE
  • Industrial Standards
  • JEDEC - Solid State Technology Association
  • View Item
  • All Fields
  • Title(or Doc Num)
  • Organization
  • Year
  • Subject
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Archive

JEDEC JESD60A

A Procedure for Measuring P-Channel MOSFET Hot-Carrier- Induced Degradation Under DC Stress

Organization:
JEDEC - Solid State Technology Association
Year: 2004

Abstract: This method establishes a standard procedure for accelerated testing of the hot-carrier-induced change of a p-channel MOSFET. The objective is to provide a minimum set of measurements so that accurate comparisons can be made between different technologies. The measurements specified should be viewed as a starting pint in the characterization and benchmarking of the trasistor manufacturing process.
URI: http://yse.yabesh.ir/std;quein=autho123393FD081DAC4/handle/yse/58289
Subject: CHC
Collections :
  • JEDEC - Solid State Technology Association
  • Download PDF : (102.5Kb)
  • Show Full MetaData Hide Full MetaData
  • Statistics

    JEDEC JESD60A

Show full item record

contributor authorJEDEC - Solid State Technology Association
date accessioned2017-09-04T15:54:53Z
date available2017-09-04T15:54:53Z
date copyright09/01/2004
date issued2004
identifier otherQTSEGBAAAAAAAAAA.pdf
identifier urihttp://yse.yabesh.ir/std;quein=autho123393FD081DAC4/handle/yse/58289
description abstractThis method establishes a standard procedure for accelerated testing of the hot-carrier-induced change of a p-channel MOSFET. The objective is to provide a minimum set of measurements so that accurate comparisons can be made between different technologies. The measurements specified should be viewed as a starting pint in the characterization and benchmarking of the trasistor manufacturing process.
languageEnglish
titleJEDEC JESD60Anum
titleA Procedure for Measuring P-Channel MOSFET Hot-Carrier- Induced Degradation Under DC Stressen
typestandard
page24
statusActive
treeJEDEC - Solid State Technology Association:;2004
contenttypefulltext
subject keywordsCHC
subject keywordsDC Stress
subject keywordsGate Current
subject keywordsHot Carrier
subject keywordsMOSFETs
subject keywordsP-Channel - MOSFET
subject keywordsPMOS
subject keywordsTransistor
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian
 
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian