• 0
    • ارسال درخواست
    • حذف همه
    • Industrial Standards
    • Defence Standards
  • درباره ما
  • درخواست موردی
  • فهرست استانداردها
    • Industrial Standards
    • Defence Standards
  • راهنما
  • Login
  • لیست خرید شما 0
    • ارسال درخواست
    • حذف همه
View Item 
  •   YSE
  • Industrial Standards
  • JEDEC - Solid State Technology Association
  • View Item
  •   YSE
  • Industrial Standards
  • JEDEC - Solid State Technology Association
  • View Item
  • All Fields
  • Title(or Doc Num)
  • Organization
  • Year
  • Subject
Advanced Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Archive

JEDEC JEP119A

A Procedure for Performing SWEAT

Organization:
JEDEC - Solid State Technology Association
Year: 2003

Abstract: This document describes an algorithm for performing the Standard Wafer Level Electromigration Accelerated Test (SWEAT) method with computer controlled instrumentation. The algorithm requires a separate iterative technique (not provided) to calculate the force current for a given target time to failure. This document does not specify what test structure to use with this procedure. However, users of this algorithm report its effectiveness on both straight-lines and via-terminated test structures. Some test-structures design features are provided in JESD87 and in ASTM 1259M - 96. 
URI: https://yse.yabesh.ir/std/handle/yse/197682
Subject: Accelerated Test
Collections :
  • JEDEC - Solid State Technology Association
  • Download PDF : (292.5Kb)
  • Show Full MetaData Hide Full MetaData
  • Statistics

    JEDEC JEP119A

Show full item record

contributor authorJEDEC - Solid State Technology Association
date accessioned2017-09-04T18:14:45Z
date available2017-09-04T18:14:45Z
date copyright08/01/2003
date issued2003
identifier otherHIKGDBAAAAAAAAAA.pdf
identifier urihttps://yse.yabesh.ir/std/handle/yse/197682
description abstractThis document describes an algorithm for performing the Standard Wafer Level Electromigration Accelerated Test (SWEAT) method with computer controlled instrumentation. The algorithm requires a separate iterative technique (not provided) to calculate the force current for a given target time to failure. This document does not specify what test structure to use with this procedure. However, users of this algorithm report its effectiveness on both straight-lines and via-terminated test structures. Some test-structures design features are provided in JESD87 and in ASTM 1259M - 96. 
languageEnglish
titleJEDEC JEP119Anum
titleA Procedure for Performing SWEATen
typestandard
page32
statusActive
treeJEDEC - Solid State Technology Association:;2003
contenttypefulltext
subject keywordsAccelerated Test
subject keywordsElectromigration
subject keywordsSWEAT
subject keywordsWafer Level
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian
 
DSpace software copyright © 2017-2020  DuraSpace
نرم افزار کتابخانه دیجیتال "دی اسپیس" فارسی شده توسط یابش برای کتابخانه های ایرانی | تماس با یابش
yabeshDSpacePersian